LEMON Manuals: Even more car manuals for everyone
Home >> Buick >> 2016 >> Envision >> Repair and Diagnosis >> External Pages >> Different car >> Section 17 (Data Communication System - Description And Operation) >> Description and Operation >> Data Link Communications Description and Operation >> High Speed GMLAN Circuit Description

High Speed GMLAN Circuit Description

WARNING: This page is about a different car, the 2015 Buick LaCrosse. However, it is still accessible from the selected car via links, so may be relevant.
Fig 1: High Speed GMLAN Block Diagram
GM3635792Courtesy of GENERAL MOTORS COMPANY
Callout Component Name
LUK ENGINE: GAS, 4 CYL, 2.4L, DI, ALUM, DOHC, BAS, ECOTEC
K20 K20 Engine Control Module
T12 T12 Automatic Transmission Assembly
K43 K43 Power Steering Control Module
K17 K17 Electronic Brake Control Module
K14 K14 Distance Sensing Cruise Control Module
K26 K26 Headlamp Control Module
K109 K109 Frontview Camera Module
K43 K43 Power Steering Control Module
K9 K9 Body Control Module
X84 X84 Data Link Connector
K83 K83 Park Brake Control Module
K19 K19 Suspension Control Module
K47 K47 Rear Differential Clutch Control Module
K73 K73 Telematics Communication Interface Control Module
K16 K16 Battery Energy Control Module
K59 K59 Starter/Generator Control Module
K38 K38 Chassis Control Module
K74 Human Machine Interface Control Module

A High Speed GMLAN Bus is used where data needs to be exchanged at a high enough rate to minimize the delay between the occurrence of a change in sensor value and the reception of this information by a control device using the information to adjust vehicle system performance.

The High Speed GMLAN serial data network consists of two twisted wires. One signal circuit is identified as GMLAN-High and the other signal circuit is identified as GMLAN-Low. At each end of the data bus there is a 120 Ω termination resistor between the GMLAN-High and GMLAN-Low circuits.

Data symbols (1's and 0's) are transmitted sequentially at a rate of 500 Kbit/s. The data to be transmitted over the bus is represented by the voltage difference between the GMLAN-High signal voltage and the GMLAN-Low signal voltage.

When the two wire bus is at rest the GMLAN-High and GMLAN-Low signal circuits are not being driven and this represents a logic "1". In this state both signal circuits are at the same voltage of 2.5 V. The differential voltage is approximately 0 V.

When a logic "0" is to be transmitted, the GMLAN-High signal circuit is driven higher to about 3.5 V and the GMLAN-Low circuit is driven lower to about 1.5 V. The differential voltage becomes approximately 2.0 (+/- 0.5) V.

Devices on High Speed GMLAN Bus enable or disable communication based on the voltage level of the communication enable circuit. When the circuit voltage is high (around 12 V), communications are enabled. When the circuit is low, communications are disabled.